LETTERS
Abstract: A VDMOS integrated in a 170V scan-driver chip of a plasma display panel (PDP) is described,which is based on epitaxial bipolar-CMOS-DMOS (BCD) technology.Some key considerations and parameters of the design are discussed.The thickness of epitaxial layer is 17μm,the area of a single VDMOS structure cell is 324μm2,and only 18 photoetching steps are needed in the development process.It is also compatible with standard CMOS,bipolar,and p-LDMOS devices.The breakdown voltage of VDMOS in the process control module (PCM) is more than 200V.Five kinds of VDMOS modules are integrated in 64 channel PDP scan-driver IC,and on-line system verification is done on a LG-model-42v6 PDP.
Key words: PDP, VDMOS, BCD process, cost-effective, structure cell
Article views: 4226 Times PDF downloads: 1224 Times Cited by: 0 Times
Received: 18 August 2015 Revised: 26 July 2007 Online: Published: 01 November 2007
| Citation: |
Li Xiaoming, Zhuang Yiqi, Zhang Li, Xin Weiping. Cost-Effective VDMOS and Compatible Process for PDP Scan-Driver IC[J]. Journal of Semiconductors, 2007, 28(11): 1679-1684.
****
Li X M, Zhuang Y Q, Zhang L, Xin W P. Cost-Effective VDMOS and Compatible Process for PDP Scan-Driver IC[J]. Chin. J. Semicond., 2007, 28(11): 1679.
|
Journal of Semiconductors © 2017 All Rights Reserved 京ICP備05085259號-2