LETTERS
Dong Qiao, Geng Li and Shao Zhibiao
Abstract: This paper presents a low-voltage low-power variable gain amplifier,which is applied in the automatic gain control loop of a super heterodyne receiver.Six stages are cascaded to provide an 81dB digitally controlled gain range in a 3dB step.The gain step error is less than 05dB.It operates at an intermediate frequency of 300kHz,and the power consumption is 1.35mW from a 1.8V supply.The prototype chip is implemented in a TSMC’s 0.18μm 1P6M CMOS process and occupies approximately 0.24mm2.It is very suitable for portable wireless communication systems.The measurement results agree well with the system requirements.
Key words: variable gain amplifier, low voltage, low power, super heterodyne receiver, CMOS RF integrated circuits
Article views: 3389 Times PDF downloads: 996 Times Cited by: 0 Times
Received: 18 August 2015 Revised: 13 July 2007 Online: Published: 01 November 2007
| Citation: |
Dong Qiao, Geng Li, Shao Zhibiao. A Low-Voltage,Low-Power CMOS High Dynamic Range dB-Linear VGA for Super Heterodyne Receivers[J]. Journal of Semiconductors, 2007, 28(11): 1690-1695.
****
Dong Q, Geng L, Shao Z B. A Low-Voltage,Low-Power CMOS High Dynamic Range dB-Linear VGA for Super Heterodyne Receivers[J]. Chin. J. Semicond., 2007, 28(11): 1690.
|
Journal of Semiconductors © 2017 All Rights Reserved 京ICP備05085259號-2