Chin. J. Semicond. > 2007, Volume 28?>?Issue 5?> 676-680

PAPERS

Sensitivity Design for a CMOS Optoelectronic Integrated Circuit Receiver

Zhu Haobo, Mao Luhong, Yu Changliang and Ma Liyuan

+ Author Affiliations

PDF

Abstract: A sensitivity design method for a CMOS optoelectronic integrated circuit (OEIC) receiver is reported.The receiver consists of a regulated cascade (RGC) transimpedance amplifier (TIA) and a double photodiode (DPD) detector.The noise and sensitivity of the receiver are analyzed in detail.The noise mainly comes from the thermal noise of resistors and the flicker noise of MOSFETs.The relationship between noise and receiver sensitivity is presented.The sensitivity design method for the receiver is given by a set of equations.The OEIC receiver was implemented in a CSMC 0.6μm standard CMOS process.The measured eye diagram shows that the CMOS OEIC receiver is able to work at bit rates of up to 1.25GB/s and the sensitivity is -12dBm.

Key words: CMOS, OEIC, receiver, sensitivity, noise

    • Search

    Advanced Search >>

    GET CITATION

    shu

    Export: BibTex EndNote

    Article Metrics

    Article views: 3353 Times PDF downloads: 1249 Times Cited by: 0 Times

    History

    Received: 18 August 2015 Revised: 20 December 2006 Online: Published: 01 May 2007

    Catalog

      Email This Article

      User name:
      Email:*請輸入正確郵箱
      Code:*驗證碼錯誤
      Zhu Haobo, Mao Luhong, Yu Changliang, Ma Liyuan. Sensitivity Design for a CMOS Optoelectronic Integrated Circuit Receiver[J]. Journal of Semiconductors, 2007, 28(5): 676-680. ****Zhu H B, Mao L H, Yu C L, Ma L Y. Sensitivity Design for a CMOS Optoelectronic Integrated Circuit Receiver[J]. Chin. J. Semicond., 2007, 28(5): 676.
      Citation:
      Zhu Haobo, Mao Luhong, Yu Changliang, Ma Liyuan. Sensitivity Design for a CMOS Optoelectronic Integrated Circuit Receiver[J]. Journal of Semiconductors, 2007, 28(5): 676-680. ****
      Zhu H B, Mao L H, Yu C L, Ma L Y. Sensitivity Design for a CMOS Optoelectronic Integrated Circuit Receiver[J]. Chin. J. Semicond., 2007, 28(5): 676.

      Sensitivity Design for a CMOS Optoelectronic Integrated Circuit Receiver

      • School of Electronic Information Engineering,Tianjin University,Tianjin 300072,China

      • School of Electronic Information Engineering,Tianjin University,Tianjin 300072,China

      • School of Electronic Information Engineering,Tianjin University,Tianjin 300072,China

      • School of Electronic Information Engineering,Tianjin University,Tianjin 300072,China

      • Received Date: 2015-08-18
      • Accepted Date: 2006-10-30
      • Revised Date: 2006-12-20
      • Published Date: 2007-04-29

      Catalog

        /

        DownLoad:  Full-Size Img  PowerPoint
        Return
        Return