J. Semicond. > 2008, Volume 29?>?Issue 12?> 2359-2363

PAPERS

A 10bit 100MS/s Pipelined ADC with an Improved 1.5bit/Stage Architecture

Ye Fan, Shi Yufeng, Guo Yao, Luo Lei, Xu Jun and Ren Junyan

+ Author Affiliations

PDF

Abstract: This paper presents a 10bit 100MS/s CMOS pipelined analog-to-digital converter (ADC) based on an improved 1.5bit/stage architecture.The ADC achieves a peak signal-to-noise-and-distortion ratio (SNDR) of 57dB and maintains 51dB up to 57MHz,the Nyquist frequency for a clock rate of 100Msample/s.The differential non-linearity (DNL) and integral non-linearity (INL) are typically measured as 0.3LSB and 1.0LSB,respectively.The ADC is implemented in a 0.18μm mixed-signal CMOS technology and occupies 0.76mm2.

Key words: analog-to-digital converter, pipeline, improved 1.5bit/stage architecture

    • Search

    Advanced Search >>

    GET CITATION

    shu

    Export: BibTex EndNote

    Article Metrics

    Article views: 3857 Times PDF downloads: 1555 Times Cited by: 0 Times

    History

    Received: 18 August 2015 Revised: 14 August 2008 Online: Published: 01 December 2008

    Catalog

      Email This Article

      User name:
      Email:*請輸入正確郵箱
      Code:*驗證碼錯誤
      Ye Fan, Shi Yufeng, Guo Yao, Luo Lei, Xu Jun, Ren Junyan. A 10bit 100MS/s Pipelined ADC with an Improved 1.5bit/Stage Architecture[J]. Journal of Semiconductors, 2008, 29(12): 2359-2363. ****Ye F, Shi Y F, Guo Y, Luo L, Xu J, Ren J Y. A 10bit 100MS/s Pipelined ADC with an Improved 1.5bit/Stage Architecture[J]. J. Semicond., 2008, 29(12): 2359.
      Citation:
      Ye Fan, Shi Yufeng, Guo Yao, Luo Lei, Xu Jun, Ren Junyan. A 10bit 100MS/s Pipelined ADC with an Improved 1.5bit/Stage Architecture[J]. Journal of Semiconductors, 2008, 29(12): 2359-2363. ****
      Ye F, Shi Y F, Guo Y, Luo L, Xu J, Ren J Y. A 10bit 100MS/s Pipelined ADC with an Improved 1.5bit/Stage Architecture[J]. J. Semicond., 2008, 29(12): 2359.

      A 10bit 100MS/s Pipelined ADC with an Improved 1.5bit/Stage Architecture

      • State Key Laboratory of ASIC & System, Fudan University, Microelectronics Science and Technology Innovation Platform,Shanghai 201203, China

      • State Key Laboratory of ASIC & System, Fudan University, Microelectronics Science and Technology Innovation Platform,Shanghai 201203, China

      • State Key Laboratory of ASIC & System, Fudan University, Microelectronics Science and Technology Innovation Platform,Shanghai 201203, China

      • State Key Laboratory of ASIC & System, Fudan University, Microelectronics Science and Technology Innovation Platform,Shanghai 201203, China

      • State Key Laboratory of ASIC & System, Fudan University, Microelectronics Science and Technology Innovation Platform,Shanghai 201203, China

      • State Key Laboratory of ASIC & System, Fudan University, Microelectronics Science and Technology Innovation Platform,Shanghai 201203, China

      • Received Date: 2015-08-18
      • Accepted Date: 2008-06-16
      • Revised Date: 2008-08-14
      • Published Date: 2008-12-09

      Catalog

        /

        DownLoad:  Full-Size Img  PowerPoint
        Return
        Return