Abstract: A monolithic 2.5Gbps/ch 2-channel parallel clock and data recovery circuit is designed and fabricated in TSMC’s standard 0.18μm CMOS process.PLL and DLL techniques are applied to implement the IC.Compared with conventional circuits,the recovered parallel data is bit-synchronous,and the reference clock is avoided.The rms jitter of the recovered clock is 2.6ps for 2 parallel PRBS input data (2³¹-1).The rms jitters of the two recovered data are 3.3 and 3.4ps,respectively.

Key words: parallel clock and data recovery, DLL, PLL, bit-synchronous